Boundary - scan design principles for efficient LSSD ASIC testing
نویسنده
چکیده
A boundary-scan logic design method that depends only on level-sensitive scan design (LSSD) principles has been developed for IBM CMOS application-specific integrated circuit (ASIC) products. This technique permits comprehensive testing of LSSD ASlCs with high signal input/output (I/O) pin counts, using relatively inexpensive reduced-pin-count automatic test equipment (ATE). This paper describes the LSSD logic structures required, the reduced-pin-count testing and burn-in processes used, and the ASIC product design decisions that must be made to establish a consistent boundary-scan implementation.
منابع مشابه
Why Would an ASIC Foundry Accept Anything Less than Full Scan?
A key force behind IBM’s growth in the application-specific integrated circuit (ASIC) market is the ability to sign off on multi-million-gate designs without requiring test vectors, presenting a savings in both time and money to customers. Once a customer ensures (via formal verification and/or functional simulation) that the design functions as required, static timing analysis (STA) ensures th...
متن کاملSo What Is an Optimal Test Mix? A Discussion of the SEMATECH Methods Experiment
The SEMATECH “Test Methods Evaluation” study, Project Number S-121, is an experiment to determine the relative merits of several test methodologies often used by SEMATECH member companies and other IC manufacturers. Conclusions drawn from the experiment thus far have indicated that each test methodology uniquely detects defects. Thisexperimentation and analysis would not have been possible outs...
متن کاملAt-Speed Test Methods for LSSD and Mux Flip-Flop Designs – Best Practices
At-speed scan testing has become necessary to detect the growing population of timing defects in today’s nanometer-scale process. There are several at-speed delay test methods available in the industry to generate the delay patterns. Manufactures are continuing to look for ways to improve the effectiveness of at-speed delay test. The key is to create high quality, cost effective tests for these...
متن کاملScan Chain Optimization for Asynchronous Circuits
The lack of a good testing method for asynchronous circuits has long been a serious drawback for the use of asynchronous circuits in industrial applications. With the introduction of a full-scan test method it was shown that it is possible to develop a full-automated structural test method for these circuits. The major drawback of the method however was the excessive area required to implement ...
متن کاملAutomatic Insertion of Scan Structures to Enhance Testability of Embedded Memories, Cores and Chips
This paper describes a technology independent test synthesis framework to enhance the testability of embedded memories, cores and chips using extended LSSD boundary scan methodology. Extended LSSD boundary scan reuses functional storage elements and therefore introduces minimal test logic overhead and delay. Automatic insertion of this DFT methodology is particularly challenging since it involv...
متن کامل